CN
EN
Product Overview
ADP32F03xB
ADP32F03XB is a 32-bit fixed-point digital signal processor, in which ADP32F035B uses CLA for single precision floating-point operations. The main frequency reaches 100MHz, and it integrates various types of memory, enhanced peripherals, communication interface peripherals, and analog peripherals internally. Among them, an additional 8K capacity is added in SRAM for CPU use. Supporting various types of packaging such as QFP80, QFP64, QFP56, QFP48, and QFP32, it can be widely used in industrial motor drives, photovoltaic inverters and digital power supplies, motor control, as well as sensing and signal processing fields.
Datasheet →industry
Product Features
● Main features
- Efficient 32-bit central processing unit (CPU) (ADP32Fx core)
- Main frequency 100MHz (cycle 10ns)
-3.3V single power supply
- Integrated power on and undervoltage reset source
- on-chip flash memory SARAM, OTP memory
- Code security module
- Serial communication peripheral (SCI/SPI/I2C/LIN/eCAN)
- Enhanced control peripheral
▷ Enhanced pulse width modulator (ePWM)
▷ High resolution PWM (HRPWM)
▷ Enhanced Capture Controller (eCAP)
▷ High Resolution Input Capture Controller (HRCAP)
▷ Enhanced Orthogonal Encoder Pulse (eQEP)
▷ Tag12 Analog to Digital Converter (ADC)
▷ On chip temperature sensor comparator
● Efficient 32-bit central processing unit (CPU) (ADP32Fx)
-100MHz (10ns cycle time)
-16 x 16 and 32 x 32 multiply accumulate (MAC) operation
-16 x 16 dual MAC
- Harvard bus architecture
- Linkage operation
9} - Fast interrupt response and processing
- Unified memory programming model
- Efficient code (using C/C++and assembly language)
● Programmable Control Law Accelerator (CLA)
-32-bit floating-point arithmetic accelerator
- Independent of the main CPU External code execution
● Powerful electrostatic discharge (ESD) protection capability
- Integrated power on reset and undervoltage reset
- Low power consumption tag13} - No analog support pins
● Clock and system control
- Two internal zero pin oscillators
- On chip oscillator/external clock input
- Supports dynamic phase-locked loop (PLL) ratio variation
- Lost clock detection circuit
● Up to 45 individually programmable multiplexed GPIO
with input filtering function ● Peripheral Interrupt Extension (PIE) module
that supports all peripheral interrupts ● Three 32-bit CPU timers
● Each ePWM module contains an independent 16 bit timer
● On chip memory
9} - Flash memory SRAM、OTP、 Boot ROM available
● 128 bit secure key/lock
- protects secure memory block
- prevents hardware reverse engineering
● serial port peripherals
- one SCI (UART) module
- two SPI modules
- one internal integrated circuit (I2C) bus 12}
- A Local Interconnect Network (LIN) bus
- An Enhanced Controller Area Network (eCAN) bus
● Advanced simulation features
- Analysis and breakpoint functionality
● Packaging options:
-56 pin ultra small square flat no pin (VQFN) Package
-64 pin Thin Square Flat (LQFP) Package
-80 pin Thin Square Flat (LQFP) Package
-48 pin Thin Square Flat (LQFP) Package
- Efficient 32-bit central processing unit (CPU) (ADP32Fx core)
- Main frequency 100MHz (cycle 10ns)
-3.3V single power supply
- Integrated power on and undervoltage reset source
- on-chip flash memory SARAM, OTP memory
- Code security module
- Serial communication peripheral (SCI/SPI/I2C/LIN/eCAN)
- Enhanced control peripheral
▷ Enhanced pulse width modulator (ePWM)
▷ High resolution PWM (HRPWM)
▷ Enhanced Capture Controller (eCAP)
▷ High Resolution Input Capture Controller (HRCAP)
▷ Enhanced Orthogonal Encoder Pulse (eQEP)
▷ Tag12 Analog to Digital Converter (ADC)
▷ On chip temperature sensor comparator
● Efficient 32-bit central processing unit (CPU) (ADP32Fx)
-100MHz (10ns cycle time)
-16 x 16 and 32 x 32 multiply accumulate (MAC) operation
-16 x 16 dual MAC
- Harvard bus architecture
- Linkage operation
9} - Fast interrupt response and processing
- Unified memory programming model
- Efficient code (using C/C++and assembly language)
● Programmable Control Law Accelerator (CLA)
-32-bit floating-point arithmetic accelerator
- Independent of the main CPU External code execution
● Powerful electrostatic discharge (ESD) protection capability
- ESD human body mode (HBM): ± 2000V
● Low cost
- No power required sorting- Integrated power on reset and undervoltage reset
- Low power consumption tag13} - No analog support pins
● Clock and system control
- Two internal zero pin oscillators
- On chip oscillator/external clock input
- Supports dynamic phase-locked loop (PLL) ratio variation
- Lost clock detection circuit
● Up to 45 individually programmable multiplexed GPIO
with input filtering function ● Peripheral Interrupt Extension (PIE) module
that supports all peripheral interrupts ● Three 32-bit CPU timers
● Each ePWM module contains an independent 16 bit timer
● On chip memory
9} - Flash memory SRAM、OTP、 Boot ROM available
● 128 bit secure key/lock
- protects secure memory block
- prevents hardware reverse engineering
● serial port peripherals
- one SCI (UART) module
- two SPI modules
- one internal integrated circuit (I2C) bus 12}
- A Local Interconnect Network (LIN) bus
- An Enhanced Controller Area Network (eCAN) bus
● Advanced simulation features
- Analysis and breakpoint functionality
● Packaging options:
-56 pin ultra small square flat no pin (VQFN) Package
-64 pin Thin Square Flat (LQFP) Package
-80 pin Thin Square Flat (LQFP) Package
-48 pin Thin Square Flat (LQFP) Package
