CN
EN
AVP32F00157
AVP32F00157 adopts a 120MHz lock-in dual core architecture and is equipped with 256KB on-chip flash memory with ECC protection; Integrated dual 4MSPS 12 bit ADC and supporting processing module, equipped with 14 high-resolution ePWM peripherals and multiple universal communication interfaces, capable of stable operation in a wide temperature range of -40 ℃ to 125 ℃.
Datasheet →
● 120MHz 32 bit lock step dual A2000 Kernel
- IEEE 754 Floating Point Unit (FPU)
- Triangular Mathematical Unit (TMU)
- CRC Engine and Instruction (VCRC)
● on-chip memory
-256KB (128KW) single group Flash memory (ECC protection)
-36KB (18KW) RAM (ECC/parity protection)
- Security
- JTAGLOCK
- Zero pin boot
- Dual area security
● Clock and system control tag12}
- Two internal 10MHz Oscillators
- crystal oscillator or external clock input
- windowed watchdog timer module
- lost clock detection circuit
- dual clock comparator (DCC)
● 1.1V kernel 3.3V I/O Design
- Internal VREG can generate 1.1V voltage
- Under Voltage Reset (BOR) circuit
● System peripherals
-52 independent programmable multiplexed general-purpose input/output (GPIO) pins (11 shared with analog)
) 9} - Provides 10 digital inputs on analog pins- Enhanced Peripheral Interrupt Extension (ePIE)
- Supports multiple Low Power Modes (LPMs)
- Unique Identification (UID) number
● - Communication peripherals
-1 power management bus PMBus) Interface
-2 internal integrated circuit (I2C) ports
-1 controller area network (CAN/DCAN) bus port
-1 controller area network (CAN FD/MCAN) bus port with flexible data rates
-1 serial peripheral interface (SPI) port
-3 UART compatible serial communication interfaces (SCI) 22} -1 UART compatible local interconnect network (LIN) interface ● Analog system -2 4MSPS 12 bit analog-to-digital converters (ADCs) - up to 21 external channels (11 shared with GPIO) - each ADC Featuring four integrated post-processing blocks (PPBs) - one window comparator (CMPSS) with a 12 bit reference digital to analog converter (DAC) - digital interference filter - COMPDACOUT (11 bits) - three window comparators (CMPSSLITE) with a 9.5 bit effective reference DAC ● Enhanced control peripherals -14 ePWM channels, including four channels with high-resolution functionality (150ps resolution) - Integrated dead zone support - Integrated hardware bounce box area (TZ) -3 enhanced capture (eCAP) modules -2 Enhanced Orthogonal Encoder Pulse (eQEP) Module Supporting CW/CCW Operating Modes - Embedded Graphics Generator (EPG) ● Used for SW AES 's CMAC key ( 128 bits) ● Diagnostic features - Memory Power On Self Test (MPOST) ● Encapsulation options - LQFP80 [QP suffix] - LQFP64 [QP suffix] tag21 - LQFP48 [QP suffix] - QFN32 [QN suffix] ● Environmental temperature (TA) -40 ° C to 125 ° C
